2007
Fey G.
Increasing Robustness and Usability of Circuit Design Tools by Using Formal Techniques.. In:
Ausgezeichnete Informatikdissertationen 2006.
GI;
2007.
p. 29-38.
Fey G,
Bernasconi A,
Ciriani V,
Drechsler R.
On the Construction of Small Fully Testable Circuits with Low Depth.. In:
EUROMICRO Symposium on Digital System Design (DSD).
2007.
p. 563-569.
Fey G,
Große D,
Eggersglüß S,
Wille R,
Drechsler R.
Formal Verification on the Word Level using SAT-like Proof Techniques.. In:
ITG/GI/GMM-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV).
2007.
Fey G,
Drechsler R.
Formal Robustness Checking.. In:
Workshop on Constraints in Formal Verification (CFV).
2007.
Fey G,
Drechsler R.
Ein formaler Ansatz zum Robustheitsnachweis.. In:
GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf (ZUE).
2007.
p. 101-108.
Fey G,
Warode T,
Drechsler R.
Using Structural Learning Techniques in SAT-based ATPG.. In:
VLSI Design Conference.
2007.
p. 69-74.
Wille R,
Fey G,
Große D,
Eggersglüß S,
Drechsler R.
SWORD: A SAT like prover using word level information.. In:
IEEE/IFIP Int'l Conference on VLSI and System-on-Chip (VLSI-SoC).
2007.
p. 88-93.
Wille R,
Fey G,
Drechsler R.
Building Free Binary Decision Diagrams Using SAT Solvers..
Facta Universitatis..
2007;
381-394.
Wille R,
Fey G,
Drechsler R.
Building Free Binary Decision Diagrams Using SAT Solvers.. In:
Int'l Workshop on Applications of the Reed-Muller Expansion in Circuit Design.
2007.
Drechsler R,
Fey G,
Kinder S.
An Integrated Approach for Combining BDDs and SAT Provers..
Facta Universitatis..
2007;
415-436.
Kinder S,
Fey G,
Drechsler R.
Estimating the Quality of AND-EXOR Optimization Results.. In:
Int'l Workshop on Applications of the Reed-Muller Expansion in Circuit Design.
2007.
Eggersglüß S,
Tille D,
Fey G,
Drechsler R,
Glowatz A,
Hapke F,
Schloeffel J.
Experimental Studies on SAT-based ATPG for Gate Delay Faults.. In:
IEEE Int'l Symposium on Multi-Valued Logic (ISMVL).
2007.
p. 6 (6 pages).
Eggersglüß S,
Fey G,
Drechsler R.
SAT-based ATPG for Path Delay Faults in Sequential Circuits.. In:
IEEE Int'l Symposium on Circuits and Systems (ISCAS).
2007.
p. 3671-3674.
Eggersglüß S,
Fey G,
Drechsler R,
Glowatz A,
Hapke F,
Schloeffel J.
Combining Multi-Valued Logics in SAT-based ATPG for Path Delay Faults.. In:
ACM/IEEE Int'l Conference on Formal Methods and Models for Codesign (MEMOCODE).
2007.
p. 181-187.
2006
Fey G.
Increasing Robustness and Usability of Circuit Design Tools by Using Formal Techniques.
[Ph.D. Thesis.].
...;
2006.
Fey G,
Große D,
Drechsler R.
Avoiding False Negatives in Formal Verification for Protocol-Driven Blocks.. In:
Design, Automation and Test in Europe (DATE).
2006.
p. 1225-1226.
Fey G,
Shi J,
Drechsler R.
Efficiency of multiple-valued encoding in SAT-based ATPG.. In:
IEEE Int'l Symposium on Multi-Valued Logic (ISMVL).
2006.
p. 25 (6 pages).
Fey G,
Shi J,
Drechsler R.
Efficiency of multiple-valued encoding in SAT-based ATPG.. In:
GI/GMM/ITG-Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TUZ).
2006.
p. 107-108.
Fey G,
Drechsler R.
SAT-based Calculation of Source Code Coverage for BMC.. In:
ITG/GI/GMM-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV).
2006.
p. 163-170.
Fey G,
Drechsler R.
Minimizing the Number of Paths in BDDs - Theory and Algorithm..
IEEE Transactions on Computer Aided Design of Circuits and Systems (TCAD)..
2006;
4-11.
Fey G,
Safarpour S,
Veneris A,
Drechsler R.
On the Relation Between Simulation-based and SAT-based Diagnosis.. In:
Design, Automation and Test in Europe (DATE).
2006.
p. 1139-1144.
Fey G,
Warode T,
Drechsler R.
Using Structural Learning Techniques in SAT-based ATPG.. In:
Int'l Workshop on Boolean Problems (IWSBP).
2006.
p. 63-69.
Drechsler R,
Fey G.
Automatic Test Pattern Generation.. In:
School on Formal Methods for Hardware Verification.
Springer;
2006.
p. 30-55.
Drechsler R,
Fey G,
Kinder S.
An Integrated Approach for Combining BDD and SAT Provers.. In:
VLSI Design Conference.
2006.
p. 237-242.
Staber S,
Fey G,
Bloem R,
Drechsler R.
Automatic Fault Localization for Property Checking.. In:
IBM Haifa Verification Conference (HVC).
2006.
p. 50-64.