2003
Shi J,
Fey G,
Drechsler R.
BDD based Synthesis of Symmetric Functions with Full Path-Delay Fault Testability.. In:
Asian Test Symposium (ATS).
2003.
p. 290-293.
Shi J,
Fey G,
Drechsler R.
BDD based Synthesis of Symmetric Functions with Full Path-Delay Fault Testability.. In:
IEEE European Test Workshop (ETW).
2003.
p. 109-110.
Shi J,
Fey G,
Drechsler R.
Random Pattern Testability of Circuits Derived from BDDs.. In:
IEEE Workshop on RTL and High Level Testing (WRTLT).
2003.
p. 70-78.
Winkelmann K,
Trylus H,
Stoffel D,
Fey G.
Cost-efficient Formal Block Verification for ASIC Design.. In:
ITG/GI/GMM-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV).
2003.
p. 184-188.
Drechsler R,
Shi J,
Fey G.
MuTaTe: An Efficient Design for Testability Technique for Multiplexor based Circuits.. In:
Great Lakes Symp. VLSI (GLS).
2003.
p. 80-83.
2002
Fey G,
Drechsler R.
Utilizing BDDs for Disjoint SOP Minimization.. In:
IEEE Midwest Symposium on Circuits and Systems (MWSCAS).
2002.
p. 306-309.
Fey G,
Drechsler R.
Minimizing the Number of Paths in BDDs.. In:
Symposium on Integrated Circuits and Systems Design (SBCCI).
2002.
p. 359-364.
Fey G,
Drechsler R.
Minimizing the Number of Paths in BDDs.. In:
Int'l Workshop on Boolean Problems (IWSBP).
2002.
Ritter J,
Fey G,
Molitor P.
SPIHT implemented in a XC4000 device.. In:
IEEE Midwest Symposium on Circuits and Systems (MWSCAS).
2002.
p. 239-242.
2001
Fey G.
Set Partitioning in Hierarchical Trees: eine FPGA-Implementierung.
[Diploma Thesis].
2001.