2013
Riener H,
Fey G.
Yet a Better Error Explanation Algorithm (Extended Abstract).. In:
ITG/GI/GMM-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV).
2013.
p. 193-194.
Riener H,
Frehse S,
Fey G.
Improving Fault Tolerance Utilizing Hardware-Software-Co-Synthesis.. In:
Design, Automation and Test in Europe (DATE).
2013.
p. 939-942.
Malburg J,
Finder A,
Fey G.
Analyse dynamischer Abhängigkeitsgraphen zum Debugging von Hardwaredesigns.. In:
GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf (ZUE).
2013.
p. 59-66.
Malburg J,
Finder A,
Fey G.
Tuning Dynamic Data Flow Analysis to Support Design Understanding.. In:
Design, Automation and Test in Europe (DATE).
2013.
p. 1179-1184.
Sekanina L,
Fey G,
Raik J,
Aunet S,
(editors) RR.
IEEE Int'l Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS).
2013.
Dehbashi M,
Sülflow A,
Fey G.
Automated Design Debugging in a Testbench-Based Verification Environment..
Microprocessors and Microsystems (MICPRO)..
2013;
206-217.
Dehbashi M,
Fey G.
Debug Automation for Logic Circuits Under Timing Variations..
IEEE Design and Test of Computers (DT)..
2013;
60-69.
[DOI]
Dehbashi M,
Fey G.
Efficient Automated Speedpath Debugging.. In:
IEEE Int'l Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS).
2013.
p. 48-53.
Dehbashi M,
Fey G.
Towards Debug Automation for Timing Bugs at RTL.. In:
GI/GMM/ITG-Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TUZ).
2013.
Aitken R,
Fey G,
Kalbarczyk ZT,
Reichenbach F,
Reorda MS.
Reliability Analysis Reloaded: How Will We Survive?.. In:
Design, Automation and Test in Europe (DATE).
2013.
p. 358-367.
2012
Bloem R,
Drechsler R,
Fey G,
Finder A,
Hofferek G,
Könighofer R,
Raik J,
Repinski U,
Sülflow A.
FoREnSiC - An Automatic Debugging Environment for C Programs.. In:
IBM Haifa Verification Conference (HVC).
2012.
p. 260-265.
Frehse S,
Fey G,
Arbel E,
Yorav K,
Drechsler R.
Complete and Effective Robustness Checking by Means of Interpolation.. In:
Formal Methods in Computer-Aided Design (FMCAD).
2012.
p. 82-90.
Frehse S,
Riener H,
Fey G.
Hardware-Software-Co-Synthese zur Verbesserung der Fehlertoleranz.. In:
GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf (ZUE).
2012.
p. 90-96.
Finder A,
Fey G.
Evaluating Debugging Algorithms from a Qualitative Perspective.. In:
System Specification and Design Languages - Selected Contributions from FDL 2010.
IET;
2012.
p. 21-36.
Fey G.
Assessing System Vulnerability using Formal Verification Techniques.. In:
Annual Doctoral Workshop on Mathematical and Engineering Methods in Computer Science (MEMICS) - Revised Selected Papers.
2012.
p. 47-56.
Fey G,
Fujita M,
Miskov-Zivanov N,
Roy K,
(editors) MSR.
Verifying Reliability (Dagstuhl Seminar 12341)..
Dagstuhl Reports..
2012;
57-73.
[DOI]
Fey G,
Fujita M,
Miskov-Zivanov N,
Roy K,
(Organizers) MSR.
Verifying Reliability (Dagstuhl Seminar 12341)..
Dagstuhl Reports..
2012;
Riener H,
Fey G.
Model-Based Diagnosis versus Error Explanation.. In:
ACM/IEEE Int'l Conference on Formal Methods and Models for Codesign (MEMOCODE).
2012.
p. 43-52.
Riener H,
Fey G.
Model-Based Diagnosis versus Error Explanation.. In:
International Workshop on System Level-Design of Automotive Electronics/Software (SLDAES).
2012.
Riener H,
Fey G.
FAUST: A Framework for Formal Verification, Automated Debugging, and Software Test Generation.. In:
International SPIN Workshop on Model Checking of Software (SPIN).
2012.
p. 234-240.
TODO
Malburg J,
Finder A,
Fey G.
Automated Feature Localization for Hardware Designs using Coverage Metrics.. In:
Design Automation Conference (DAC).
2012.
p. 941-946.
Malburg J,
Finder A,
Fey G.
Automated Feature Localization for Hardware Designs using Coverage Metrics.. In:
ITG/GI/GMM-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV).
2012.
Soeken M,
Riener H,
Wille R,
Fey G,
Drechsler R.
Verification of Embedded Systems Using Modeling and Implementation Languages.. In:
International Workshop on Metamodelling and Code Generation for Embedded Systems (MeCoEs).
2012.
p. 67-72.
Dehbashi M,
Fey G.
Automated Debugging from Pre-Silicon to Post-Silicon.. In:
GI/GMM/ITG-Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TUZ).
2012.