|Title: Bus-aware Static Instruction SPM Allocation for Multicore Hard Real-Time Systems. <em>In Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS)</em>|
|Written by: Dominic Oehlert, Arno Luppold and Heiko Falk|
|in: June (2017).|
|on pages: 1:1-1:22|
|Address: Dubrovnik / Croatia|
|how published: 17-80 OLF17 ECRTS|
Note: doehlert, aluppold, hfalk, ESD, emp2, WCC
Abstract: Over the past years, multicore systems emerged into the domain of hard real-time systems. These systems introduce common buses and shared memories which heavily influence the timing behavior. We show that existing WCET optimizations may lead to suboptimal results when applied to multicore setups. Additionally we provide both a genetic and a precise Integer Linear Programming (ILP) based static instruction scratchpad memory allocation optimization which are capable of exploiting multicore properties, resulting in a WCET reduction of 26% in average compared with a bus-unaware optimization. Furthermore, we show that our ILP-based optimization's average runtime is distinctively lower in comparison to the genetic approach. Although limiting the number of tasks per core to one and partially exploiting private instruction SPMs, we cover the most crucial elements of a multicore setup: the interconnection and shared resources.