@inproceedings{BEZWT16,
Author = {Andreas Becher, Jorge Echavaria, Daniel Ziener, Stefan Wildermann and Jürgen Teich},
Title = {A LUT-Based Approximate Adder.},
Year = {(2016).},
Month = {May},
Note = {dziener, ESD},
Address = {Washington DC / USA},
Isbn = {10.1109/FCCM.2016.16},
Howpublished = {16-65 BEZWT16 FCCM},
Booktitle = {<em>In Proceedings of the 24th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)</em>},
Abstract = {In this paper, we propose a novel approximate adder structure for LUT-based FPGA technology. Compared with a full featured accurate carry-ripple adder, the longest path is significantly shortened which enables the clocking with an increased clock frequency. By using the proposed adder structure, the throughput of an FPGA-based implementation can be significantly increased. On the other hand, the resulting average error can be reduced compared to similar approaches for ASIC implementations.}
}

@COMMENT{Bibtex file generated on 2026-5-12 with typo3 si_bibtex plugin. Data from https://www.tuhh.de/es/home/publications }