@inproceedings{BOG16,
Author = {Wolfgang Büter, Dominic Oehlert and Alberto García-Ortiz},
Title = {ERRCA: A buffer-efficient reconfigurable optical Network-on-Chip with permanent-error recognition.},
Year = {(2016).},
Pages = {1-6},
Month = {June},
Note = {doehlert, ESD},
Address = {Tallinn / Estonia},
Isbn = {10.1109/ReCoSoC.2016.7533909},
Howpublished = {16-45 BOG16 ReCoSoC},
Booktitle = {<em>In Proceedings of the 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)</em>},
Abstract = {Optical on-chip communication technology provides an unprecedented bandwidth. It allows to connect the hundreds or even thousands of processing elements expected in many core systems using optical Network-on-Chip. However, the required buffers to interface the electrical and optical layers are very large, since optical data-flow cannot be stored. Moreover, on-chip optical technologies have high defect rates which limits its usability severely. In order to address these challenges, this work presents a buffer-efficient reconfigurable optical Network-on-Chip with permanent-error recognition. The buffer-efficiency is achieved by a global credit-based arbitration with optical tokens. Further on, the architecture autonomously detects permanent errors in the optical components and configures the communication paths to avoid them. The work provides a thorough analysis at the gate-level of the area overhead incurred by the electrical sub-modules of the proposed system. It shows the practicability of the approach, experimental validated on a FPGA prototype. Compared with previously reported optical networks, it achieves an area reduction of up to 80% with almost identical performance.}
}

@COMMENT{Bibtex file generated on 2026-5-15 with typo3 si_bibtex plugin. Data from https://www.tuhh.de/es/home/publications }